About Intellectual Property IP Training Respect for IP IP Outreach IP for… IP and... IP in... Patent & Technology Information Trademark Information Industrial Design Information Geographical Indication Information Plant Variety Information (UPOV) IP Laws, Treaties & Judgements IP Resources IP Reports Patent Protection Trademark Protection Industrial Design Protection Geographical Indication Protection Plant Variety Protection (UPOV) IP Dispute Resolution IP Office Business Solutions Paying for IP Services Negotiation & Decision-Making Development Cooperation Innovation Support Public-Private Partnerships AI Tools & Services The Organization Working with WIPO Accountability Patents Trademarks Industrial Designs Geographical Indications Copyright Trade Secrets WIPO Academy Workshops & Seminars IP Enforcement WIPO ALERT Raising Awareness World IP Day WIPO Magazine Case Studies & Success Stories IP News WIPO Awards Business Universities Indigenous Peoples Judiciaries Genetic Resources, Traditional Knowledge and Traditional Cultural Expressions Economics Gender Equality Global Health Climate Change Competition Policy Sustainable Development Goals Frontier Technologies Mobile Applications Sports Tourism PATENTSCOPE Patent Analytics International Patent Classification ARDI – Research for Innovation ASPI – Specialized Patent Information Global Brand Database Madrid Monitor Article 6ter Express Database Nice Classification Vienna Classification Global Design Database International Designs Bulletin Hague Express Database Locarno Classification Lisbon Express Database Global Brand Database for GIs PLUTO Plant Variety Database GENIE Database WIPO-Administered Treaties WIPO Lex - IP Laws, Treaties & Judgments WIPO Standards IP Statistics WIPO Pearl (Terminology) WIPO Publications Country IP Profiles WIPO Knowledge Center WIPO Technology Trends Global Innovation Index World Intellectual Property Report PCT – The International Patent System ePCT Budapest – The International Microorganism Deposit System Madrid – The International Trademark System eMadrid Article 6ter (armorial bearings, flags, state emblems) Hague – The International Design System eHague Lisbon – The International System of Appellations of Origin and Geographical Indications eLisbon UPOV PRISMA UPOV e-PVP Administration UPOV e-PVP DUS Exchange Mediation Arbitration Expert Determination Domain Name Disputes Centralized Access to Search and Examination (CASE) Digital Access Service (DAS) WIPO Pay Current Account at WIPO WIPO Assemblies Standing Committees Calendar of Meetings WIPO Webcast WIPO Official Documents Development Agenda Technical Assistance IP Training Institutions COVID-19 Support National IP Strategies Policy & Legislative Advice Cooperation Hub Technology and Innovation Support Centers (TISC) Technology Transfer Inventor Assistance Program WIPO GREEN WIPO's Pat-INFORMED Accessible Books Consortium WIPO for Creators WIPO Translate Speech-to-Text Classification Assistant Member States Observers Director General Activities by Unit External Offices Job Vacancies Procurement Results & Budget Financial Reporting Oversight
Arabic English Spanish French Russian Chinese
Laws Treaties Judgments Browse By Jurisdiction

Act on the Circuit Layout of a Semiconductor Integrated Circuits (Act No. 43 of May 31, 1985, as amended up to Act No. 72 of July 13, 2018), Japan

Back

Latest Version in WIPO Lex This text has been amended and a consolidated version is not yet available in WIPO Lex.  See Related Legislation / Is amended by below
Year of Version 2018 Dates Including amendment(s) up to: July 13, 2018 Promulgated: May 31, 1985 Type of Text Main IP Laws   Subject Matter Layout Designs of Integrated Circuits Subject Matter (secondary) Enforcement of IP and Related Laws, IP Regulatory Body Notes This consolidatd version of the Act on the Circuit Layout of a Semiconductor Integrated Circuits (Act No. 43 of May 31, 1985) takes into account amendments up to the Act No. 72 of July 13, 2018 (Act on the Partial Revision of the Civil Code and the Domestic Relations Case Procedure Law), which entered into force on July 1, 2019; except for certain provisions that entered into force on different dates (July 13, 2019; April 1, 2020).

Available Texts Main text(s) Main text(s) Japanese 半導体集積回路の回路配置に関する法律（昭和60年5月31日法律第43号。最終改正平成2018年7月13日法律第72号） PDF HTML
Legislation Supersedes (2 text(s)) Supersedes (2 text(s))
Act on the Circuit Layout of a Semiconductor Integrated Circuits (Act No. 43 of May 31, 1985, as amended up to Act No. 50 of June 2, 2006)(JP085)
Law on the Circuit Layout of a Semiconductor Integrated Circuits (Act No. 43 of May 31, 1985, amended up to Act No. 89, of November 12, 1993)(JP008)
 Is amended by (1 text(s)) Is amended by (1 text(s))
Act on the Partial Revision of the Code of Civil Procedure, etc. (Act No. 48 of May 25, 2020) [ Amending law not consolidated in text ] (JP261)
Is implemented by (1 text(s)) Is implemented by (1 text(s))
Cabinet Order Relating to Registration of Layout-Design Exploitation Right (Cabinet Order No. 326 of December 24, 1985, with final revision under Cabinet Order No. 233 of August 3, 2007) (JP191)

WIPO Lex No. JP245