Protection of Layout-Designs (Topographies) of Integrated Circuits Regulations (Version with Automatic Translation Tool)